<var id="fnfpo"><source id="fnfpo"></source></var>
<rp id="fnfpo"></rp>

<em id="fnfpo"><object id="fnfpo"><input id="fnfpo"></input></object></em>
<em id="fnfpo"><acronym id="fnfpo"></acronym></em>
  • <th id="fnfpo"><track id="fnfpo"></track></th>
  • <progress id="fnfpo"><track id="fnfpo"></track></progress>
  • <tbody id="fnfpo"><pre id="fnfpo"></pre></tbody>

  • Principal serdes design engineer

    發布時間:2018-7-4 11:39    發布者:KT咨詢
    關鍵詞: serdes , design
    NO.73-【獵頭職位:南京需要一位 Principal serdes design engineer】聯系人:Raymond-Chen,郵箱:hr@kthr.com,微信也可查詢職位了!打開手機微信,搜號碼“KTHR_COM”或查找微信公眾帳號“KT人才”或掃描以上二維碼即可添加,歡迎大家關注!
    Job Description:
    Ø  Design, simulation andverification of high speed serdes at data rates of 10Gb/s and higher.
    Ø  High speed blocks AMSmodeling and support IP verification in digital top
    Ø  Define specifications of ICblocks and create design documentation.
    Ø  Design of IC blocks andsupervise layout floor plan.
    Ø  Silicon test,characterization and lab debugging.
    Ø  Knowledge sharing withindesign team
    Job Requirement:
    Ø  MSEE or above with minimum5+ years of working/research experience in     high-speed CMOS SerDes design (CTLEs, PLLs,DFEs, etc.);
    Ø  Experience in high speeddesigns (e.g. USB3.0/3.1, PCIe, HDMI, SATA, DisplayPort, SerDes) preferred.
    Ø  Strong lab experience onsilicon debugging, good understanding on lab instruments (e.g oscilloscope,Error Bert)
    Ø  Good understanding ofhigh-speed layout considerations, such as parasitic, crosstalk isolation,supply and bias distribution, etc.
    Ø  Proficient with *** designenvironment and mixed-signal simulation (ADE, Layout, AMS), mixed-signalsimulation (AMS), EM simulation (such as EMX)
    Ø  Working knowledge oftheoretical and practical aspects of electro-magnetic structures includingtransmission lines, spiral inductors, resonant circuits, etc. (HFSS experienceis a plus)
    Ø  Able to assumeresponsibility for a variety of technical tasks and to work independently
    Ø  Able to be hands-on at alllevels of design, with the ability to verify, test, and characterize owndesigns
    Ø  Good communication skilland good command of written English are highly desired.
    福利:美資13+bonus+五險公司繳納+股票

    本文地址:http://www.portaltwn.com/thread-528467-1-1.html     【打印本頁】

    本站部分文章為轉載或網友發布,目的在于傳遞和分享信息,并不代表本網贊同其觀點和對其真實性負責;文章版權歸原作者及原出處所有,如涉及作品內容、版權和其它問題,我們將根據著作權人的要求,第一時間更正或刪除。
    您需要登錄后才可以發表評論 登錄 | 立即注冊

    廠商推薦

    • Microchip視頻專區
    • Dev Tool Bits——使用MPLAB® Discover瀏覽資源
    • Dev Tool Bits——使用條件軟件斷點宏來節省時間和空間
    • Dev Tool Bits——使用DVRT協議查看項目中的數據
    • Dev Tool Bits——使用MPLAB® Data Visualizer進行功率監視
    • 貿澤電子(Mouser)專區

    相關視頻

    關于我們  -  服務條款  -  使用指南  -  站點地圖  -  友情鏈接  -  聯系我們
    電子工程網 © 版權所有   京ICP備16069177號 | 京公網安備11010502021702
    快速回復 返回頂部 返回列表
    精品一区二区三区自拍图片区_国产成人亚洲精品_亚洲Va欧美va国产综合888_久久亚洲国产精品五月天婷