<var id="fnfpo"><source id="fnfpo"></source></var>
<rp id="fnfpo"></rp>

<em id="fnfpo"><object id="fnfpo"><input id="fnfpo"></input></object></em>
<em id="fnfpo"><acronym id="fnfpo"></acronym></em>
  • <th id="fnfpo"><track id="fnfpo"></track></th>
  • <progress id="fnfpo"><track id="fnfpo"></track></progress>
  • <tbody id="fnfpo"><pre id="fnfpo"></pre></tbody>

  • x
    x

    ADI ADAU1781低功耗24位立體聲編譯碼器解決方案

    發布時間:2012-5-3 13:44    發布者:1770309616
    關鍵詞: ADAU1781 , ADI , 編譯碼器 , 立體聲
    ADI公司的ADAU1781是低功耗24位立體聲編譯碼器,可編程的SigmaDSP音頻處理核,低噪音DACADC支持取樣速率從8kHz到96kHz,揚聲器能向8歐姆負載輸出400mW,模擬和數字I/O電壓1.8 V- 3.3 V,主要用在數碼相機和數碼攝像機.本文介紹了ADAU1781主要特性,方框圖以及差分輸入系統,模擬麥克風輸入系統, 單端立體聲線輸入框圖和立體聲數字麥克風輸入系統的框圖,評估板EVAL-ADAU1781Z主要特性,框圖,電路圖,材料清單和PCB元件布局圖.

    The ADAU1781 is a low power, 24-bit stereo audio codec. The low noise DAC and ADC support sample rates from 8 kHz to 96 kHz. Low current draw and power saving modes make the ADAU1781 ideal for battery-powered audio applications.

    A programmable SigmaDSP® core provides enhanced record and playback processing to improve overall audio quality.

    The record path includes two digital stereo microphone inputs and an analog stereo input path. The analog inputs can be configured for either a pseudo differential or a single-ended stereo source. A dedicated analog beep input signal can be mixed into any output path. The ADAU1781 includes a stereo line output and speaker driver, which makes the device capable of supporting dynamic speakers.

    The serial control bus supports the I2C® or SPI protocols, and the serial audio bus is programmable for I2S, left-justified, right-justified, or TDM mode. A programmable PLL supports flexible clock generation for all standard rates and available master clocks from 11 MHz to 20 MHz

    ADAU1781主要特性:

    24-bit stereo audio ADC and DAC

    400 mW speaker amplifier (into 8 Ω load)

    Programmable SigmaDSP audio processing core

    Wind noise detection and filtering

    Enhanced stereo capture (ESC)

    Dynamics processing

    Equalization and filtering

    Volume control and mute

    Sampling rates from 8 kHz to 96 kHz

    Stereo pseudo differential microphone input

    Optional stereo digital microphone input pulse-density modulation (PDM)

    Stereo line output

    PLL supporting a range of input clock rates

    Analog and digital I/O 1.8 V to 3.3 V

    Software control via SigmaStudio graphical user interface

    Software-controllable, clickless mute

    Software register and hardware pin standby mode

    32-lead, 5 mm × 5 mm LFCSP

    ADAU1781應用:

    Digital still cameras

    Digital video cameras

    圖1. ADAU1781框圖

    圖2. ADAU1781差分輸入系統框圖

    圖3. ADAU1781模擬麥克風輸入系統框圖

    圖4. ADAU1781單端立體聲線輸入系統框圖

    圖5. ADAU1781立體聲數字麥克風輸入系統框圖

    ADAU1781 SigmaDSP評估板EVAL-ADAU1781Z

    This user guide explains the design and setup of the ADAU1781 SigmaDSP® evaluation board.

    This evaluation board provides full access to all analog and digital I/Os on the ADAU1781. The SigmaDSP is controlled by Analog Devices, Inc., SigmaStudio™ software, which interfaces to the board via a USB connection. This evaluation board can be powered either over the USB bus or by a single 3.8 V to 6 V supply, which is regulated to the voltages required on the board. The PC board is a 4-layer design, with a single ground plane and a single power plane on the inner layers. The board contains on-board microphones and speaker, and connectors for external microphones and speaker. The master clock can be provided externally or by the on-board 12.288 MHz active oscillator.

    EVAL-ADAU1781Z評估包包括:

    ADAU1781 evaluation board

    EVAL-ADUSB2EBZ (USBi) communications adapter

    USB cable with Mini-B plug

    Evaluation board/software quick-start guide


    圖6.評估板EVAL-ADAU1781Z外形圖

    圖7.評估板EVAL-ADAU1781Z功能框圖

    圖8.評估板EVAL-ADAU1781Z電路圖: SigmaDSP,模擬I/O和主時鐘發生

    圖9.評估板EVAL-ADAU1781Z電路圖:數字麥克風接口

    圖10.評估板EVAL-ADAU1781Z電路圖:串行音頻數據接口

    圖11.評估板EVAL-ADAU1781Z電路圖:電源

    圖12.評估板EVAL-ADAU1781Z電路圖:GPIO

    圖13.評估板EVAL-ADAU1781Z電路圖:通信接口

    評估板EVAL-ADAU1781Z材料清單:




    圖14.評估板EVAL-ADAU1781Z PCB元件布局圖
    詳情請見:
    ADAU1781[2].pdf (1014.96 KB)
    UG-177[2].pdf (1.19 MB)

    來源:網絡
    本文地址:http://www.portaltwn.com/thread-91069-1-1.html     【打印本頁】

    本站部分文章為轉載或網友發布,目的在于傳遞和分享信息,并不代表本網贊同其觀點和對其真實性負責;文章版權歸原作者及原出處所有,如涉及作品內容、版權和其它問題,我們將根據著作權人的要求,第一時間更正或刪除。
    您需要登錄后才可以發表評論 登錄 | 立即注冊

    廠商推薦

    • Microchip視頻專區
    • EtherCAT®和Microchip LAN925x從站控制器介紹培訓教程
    • MPLAB®模擬設計器——在線電源解決方案,加速設計
    • 讓您的模擬設計靈感,化為觸手可及的現實
    • 深度體驗Microchip自動輔助駕駛應用方案——2025巡展開啟報名!
    • 貿澤電子(Mouser)專區

    相關視頻

    關于我們  -  服務條款  -  使用指南  -  站點地圖  -  友情鏈接  -  聯系我們
    電子工程網 © 版權所有   京ICP備16069177號 | 京公網安備11010502021702
    快速回復 返回頂部 返回列表
    精品一区二区三区自拍图片区_国产成人亚洲精品_亚洲Va欧美va国产综合888_久久亚洲国产精品五月天婷