<var id="fnfpo"><source id="fnfpo"></source></var>
<rp id="fnfpo"></rp>

<em id="fnfpo"><object id="fnfpo"><input id="fnfpo"></input></object></em>
<em id="fnfpo"><acronym id="fnfpo"></acronym></em>
  • <th id="fnfpo"><track id="fnfpo"></track></th>
  • <progress id="fnfpo"><track id="fnfpo"></track></progress>
  • <tbody id="fnfpo"><pre id="fnfpo"></pre></tbody>

  • x
    x

    科銳國際代招:上海知名500強外資通信公司招協議開發

    發布時間:2012-7-16 18:41    發布者:小九Celia
    關鍵詞: 開發 , 上海 , 通信 , 協議
    Position: CPU/L2 Design Engineer, Senior Design Engineer   -- RTSW_L
    Job Description:
     Responsible for the Real time CPU software design, simulation and maintenance in Wireless system.
     Carry out the assigned tasks and report progress to project manager.
     Coding, verification, and test on board.
     If demanded, participate in modem integration and system integration.
     Solve troubles in product development, lab test and field test.
    Candidate Requirement:
     Education background: Master
     Major in: Telecommunication, Computer Science, Software Engineering, Electronic Engineering, or related
     Strong Linux/Unix or Vxworks, C/C++ programming experiences.
     following background will be a plus: GSM, WCDMA, WiMax, LTE or OFDM product development experience, with strong
    Scheduler knowledge, and Radio Resource Management (MAC/RLC) algorithm development & validation experience
     Following background will be a plus: Experience in L1 layer or device driver / BSP programming is preferred, and
    experience in kernel debugging of real time OS is preferred.
     Language ability: English, good command of both written and oral
     Other requirements: communication skill, teamwork, Passionate on software development

    具體職位列表如下:Wireless LightRadio System\Intergration Test Engineer  
                      Wireless LightRadio Application Software Engineer
                      FPGA Design Engineer, Senior Design Engineer   -- RTSW_F
                      LTE System Architect Engineer
                      RF Senior RF Algorithm / DSP / FPGA Engineer

    如需進一步了解,請將簡歷發至我的郵箱或通過MSN聯系,具體如下:
    郵箱:celiatian@careerrpo.com
    MSN:tyserena@hotmail.com

    本文地址:http://www.portaltwn.com/thread-93976-1-1.html     【打印本頁】

    本站部分文章為轉載或網友發布,目的在于傳遞和分享信息,并不代表本網贊同其觀點和對其真實性負責;文章版權歸原作者及原出處所有,如涉及作品內容、版權和其它問題,我們將根據著作權人的要求,第一時間更正或刪除。
    您需要登錄后才可以發表評論 登錄 | 立即注冊

    廠商推薦

    • Microchip視頻專區
    • EtherCAT®和Microchip LAN925x從站控制器介紹培訓教程
    • MPLAB®模擬設計器——在線電源解決方案,加速設計
    • 讓您的模擬設計靈感,化為觸手可及的現實
    • 深度體驗Microchip自動輔助駕駛應用方案——2025巡展開啟報名!
    • 貿澤電子(Mouser)專區

    相關視頻

    關于我們  -  服務條款  -  使用指南  -  站點地圖  -  友情鏈接  -  聯系我們
    電子工程網 © 版權所有   京ICP備16069177號 | 京公網安備11010502021702
    快速回復 返回頂部 返回列表
    精品一区二区三区自拍图片区_国产成人亚洲精品_亚洲Va欧美va国产综合888_久久亚洲国产精品五月天婷